Abstract-Key advances which enabled the InP photonic integrated circuit (PIC) and the subsequent progression of InP PICs to fully integrated multichannel DWDM system-on-chip (SOC) PICs are described. Furthermore, the current state-of-the-art commercial multichannel SOC PICs are reviewed as well as key trends and technologies for the future of InP-based PICs in optical communications.
I. INTRODUCTION
T HE modern electronics era began with the invention of the transistor and the discovery of minority carrier injection [1] . The amazing advances of modern electronics are underpinned by the scalable nature of semiconductor technology and the invention of the integrated circuit (IC) [2] , [3] . The IC has had unparalleled impact on our modern world as a result of the ability of semiconductor and transistor technology to continually increase the functionality, performance, and reliability of solid-state circuits, while reducing their size, power, and costs. This IC scaling has been exponential, resulting in chips today that contain over a billion transistors at a cost per transistor of <0.1 microcents. An essential value of the IC is the ability to realize many of the aforementioned improvements by eliminating the need to discretely package and assemble individual devices or smaller circuits by providing the device and circuit connections via semiconductor batch and wafer scale processing.
The development of the semiconductor laser [4] , the semiconductor alloy laser [5] , and the associated viability of compound semiconductor alloys [5] (which enabled device structures with "tunable" bandgaps), led the groundwork for modern The authors are with the Infinera Corporation, Sunnyvale, CA 94089 USA (e-mail: fkish@infinera.com).
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Digital Object Identifier 10.1109/JSTQE. 2017.2717863 optoelectronics and the possibility of extending the electronic IC concept to photonics. This photonic integrated circuit, or PIC, was first proposed by Miller [6] in 1969. Over the past 47 plus years since this publication, there have been numerous research demonstrations of PICs; however, the ability for the economic value derived from an integrated component to outweigh the cost of the integration itself has limited their commercial success as well as the investment in their development. To date, the application that has primarily driven the introduction and scaling of PICs has been their use for optical communications. This paper will review the many seminal contributions, inventions and discoveries that were critical to the development of PICs in the field of optical communications. The progression from the first PICs to today's fully integrated system-on-chip (SOC) state-of-the-art devices used in optical communications applications will also be examined. Furthermore, promising technologies for future generations of PICs will be discussed to further enable PIC scaling and more ubiquitous use of PICs in optical communications.
II. PRE-HISTORY OF PHOTONIC INTEGRATED CIRCUITS

A. Foundational Work
The invention of the transistor [1] and electronic IC [2] , [3] laid the foundation for the photonic IC. In this section, we recognize the essential role of many contributions in science and technology that built upon this foundation to realize the first photonic IC and the progression of PICs used in optical communications. Table I shows a list of some key foundational advances that enabled photonic ICs. One of the most significant such advances was the invention of the laser in 1960 [7] . As referenced previously, the transistor enabled the discovery of minority carrier injection. This phenomenon, applied to direct gap semiconductors [8] , led to the study of band-to-band light generation from carrier recombination, and ultimately, in conjunction with the invention of the laser, led to the realization of the semiconductor laser [4] . Almost coincidentally, the first III-V alloy laser Light detection in a semiconductor [12] 1947 Transistor (including the discovery of minority carrier injection) [1] 1959 Electronic integrated circuit (IC) [2] , [3] 1960 Invention of the LASER [7] 1961 Light modulation in a III-V semiconductors [11] 1962 Semiconductor injection laser [4] 1962 III-V alloy injection laser [5] 1963 Heterojunction semiconductor laser proposal [9] 1966 Low-loss fiber-optic transmission [13] 1969 Double heterojunction injection laser (RT, cw) [10] 1969 Photonic IC proposal [6] RT = room temperature; cw = continuous wave.
was demonstrated by Holonyak and Bevaqua [5] . This work was foundational in that it demonstrated alloy disorder and defects were not intrinsic to III-V alloys. Thus, III-V alloy materials were viable to make semiconductor devices (including optoelectronic devices) wherein the bandgap could be "tuned' by varying the alloy composition. A further seminal invention in the development of semiconductor lasers was the proposal to utilize heterojunctions to simultaneously provide optical and carrier confinement [9] . This advance enabled the development of the first room-temperature (RT) continuous wave (cw) operation of a semiconductor laser [10] by virtue of employing a double heterostructure (DH) device design. The III-V alloy and hetorojunction are the basis for virtually all III-V optoelectronic commercial devices deployed today. Around this time, it was also shown that a III-V semiconductor could modulate [11] light with an external applied voltage. This phenomenon, combined with the previously known lightdetectivity of semiconductors [12] laid the science foundation for the key functionality required to build a photonic IC. The invention of low-loss glass fibers in the optical frequency spectrum by Kao and Hockham [13] established the application space for what has been the "killer application" for photonic ICs: optical communications. The culmination of these seminal advances was the proposal of the photonic IC by Miller [6] Thus, by the end of the 1960's, the science foundations for the photonic IC, as well as its concept were established.
B. PIC Building Blocks -Technology and Processes
Several points were essential in the statement of the proposal for the photonic IC by Stewart. First, was the statement " . . . if realized". This is important to underscore as by 1969, while the most of the key science concepts were established, many of the underlying technologies to realize a photonic IC had not been developed. Secondly, was the phrase " . . . .economy should ultimately result". Even after their realization, PICs have been generally economically challenged to provide the same value [25] DFB = distributed feedback; RT = room temperature; cw = continuous wave; ICs = integrated circuits.
proposition as electronic integrated circuits for a number of reasons as described by Kaminow [14] , including: 1) Active photonic devices require a much more diverse set of semiconductor materials (binary, ternary, quaternary) that are harder to control and manufacture than electronic ICs; 2) The fundamental size limit for photonic device sizes is significantly larger than that of electrical devices (photon versus electron wavelength) and hence are not subject to the same level of dimensional scaling; 3) PICs require a more diverse set of building blocks than electronic ICs (lasers, detectors, modulators, multiplexers, demultiplexers, attenuators, amplifiers, polarization management devices, phase adjusters, etc.); 4) Applications and circuit designs are not as scalable (using repeated blocks); 5) Progressively complex and sizeable applications have not emerged to fund continuous investment in the technology and manufacturing. In order to overcome these challenges, a new set of fabrication processes and set of optical device building blocks needed to be developed to realize practical photonic ICs. Table II shows some of the key process technologies that were required to be developed to realize viable photonic ICs for optical communications.
The development of direct bandgap materials required a lattice matched III-V substrate. Techniques were developed for the bulk crystal growth using the Czochralski technique for III-V materials (GaAs) in 1956 [15] . This work was extended to InP in 1962 [16] . However, it was not until approximately 1980/1984/1987 that 1.25"/2"/3" diameter substrates were commercially available [17] . The ability to realize this scale of substrate was important for photonic ICs in order to enable leveraging the investment in the development of fabrication tool capability of the electronic IC industry (including fine-line lithography, dry-etching, interconnect metallization and dielectric deposition). Furthermore, the ability to make a sufficiently large diameter substrate is important to ensure that enough "good die" per fabricated wafer are generated to enable iterative learning for the improvement of devices and yields.
The realization of the semiconductor alloy injection laser relied upon the development of another critical technology -vapor phase epitaxial (VPE) growth of III-V alloys. The VPE process was developed by Holonyak and co-workers to realize the first high-quality III-V alloys (GaAsP) [18] . The process consisted of a closed-tube process relying upon halide vapor transport. This process was extended by others at Monsanto Corporation in the late 1960's to open tube VPE processes [19] - [21] , resulting in the dominant technique utilized for decades to produce commercial LEDs. A modification to this technique was made to utilize metalorganic sources in a cold-wall reactor [22] , [23] . In the late 1970's, Dupuis and Dapkus at Rockwell demonstrated that this technique was capable of growing highly precise and uniform III-V alloys and high-performance laser diodes [24] . Today, this metalorganic vapor phase epitaxial (MOVPE) technique is the dominant technique utilized to grow high-quality, ultra-thin, high-precision layers (with thickness, composition, and strain control), and high volumes of photonic ICs. Technology for the simultaneous growth on multiple wafers was introduced for the production of commercial optoelectronic devices in the early 1990's [25] . Today, such tools are capable of growing >1 sq. ft. of epitaxial material per growth with very precise control of epitaxial layer composition and thicknesses required for photonic ICs [26] .
A further essential technology that arose from the development of the III-V alloy injection laser was the ability to cleave a crystalline plane to create a mirror (an atomically smooth surface) to facilitate both optical access to the crystal and form the laser resonator [27] . This technique is widely utilized in photonic ICs to provide access to the photonic circuit. However, in photonic ICs, an alternate method of forming internal mirrors for feedback from the gain region is required for laser operation. The development of the distributed feedback (DFB) laser diodes enabled the formation of integrated mirrors within the laser wherein a periodic corrugation of a material with a different index of refraction is fabricated in close proximity to the gain region, providing an integrated and distributed mirror, and path for laser diode integration within a PIC [28] .
In order to develop the complex photonic circuit patterns and full suite of devices referred to by Miller, additional flexibility in the III-V alloy materials was essential. Specifically, there was a need to extend the III-V ternary alloys to quaternary alloys. Holonyak et al. demonstrated the first quaternary semiconductor lasers (AlGaAsP DH laser diodes) in 1971 [29] . The quaternary alloy permitted a host of materials to be both lattice-matched to a high-quality, low-defect density binary substrate while simultaneously permitting the selection of the desired energy gap (and index of refraction). The quaternary alloy enabled the development and realization of long-wavelength (1.1 μm -1.6 μm) photonic devices operating in the low-loss, low-dispersion spectral region of glass fiber. The InGaAsP / InP and InAlGaAs / InP quarternary alloys have become the mainstay materials utilized for photonic ICs for optical communications. The first cw RT operation of an InGaAsP / InP quaternary semiconductor laser was realized by a team at Lincoln Laboratories in 1976 [30] . Later, in 1987, lasers based on the InAlGaAs / InP system were demonstrated to operate cw RT [31] . The InAlGaAs materials system enabled improved device performance by virtue of its somewhat wider bandgap and desirable band offsets as well as improved growth uniformity (by virtue of a single column V constituent), expanding the design and fabrication options for photonic ICs.
One of the essential remaining elements for the realization of photonic ICs was a means to integrate a multiplicity of different photonic elements onto a chip. Such integration required the means for creating variations in bandgap and device structures in the two-dimensional plane parallel to the substrate. Several techniques were developed that enabled this capability. Methods for the etching and subsequent regrowth of a second optical device structure / waveguide adjacent to a first optical device structure have been developed [32] and today are a mainstay of the photonic IC industry. Furthermore, techniques for selective area epitaxy were also developed [33] and utilized widely commercially today. Such techniques enable the crystal composition, strain, and thickness to be locally tailored by virtue of masking and / or etching the substrate.
Thus, as evidenced by Table II , it took another ∼20 years to develop the requisite fabrication processes and technologies to realize viable photonic ICs after their conceptual proposal by Miller. This development time is attributed to the need to develop the necessary materials capabilities and integration techniques to realize the wide variety of device "building blocks" that were required for photonic ICs.
C. PIC Building Blocks -Devices
A suite of devices is required to build photonic ICs that fulfill the vision of Miller of being sufficiently functional and integrated so that " . . . economy should ultimately result". A complete optical communication system minimally requires sources (lasers), modulators, waveguides, and photodetectors. In addition, other functions such as optical amplifiers, multiplexers, demultiplexers, phase-shifters, and variable optical attenuators as well as tunable devices are required for today's most sophisticated communication systems (e.g., those utilized for coherent communications). Table III shows the realization and technological advances that have established the device "building blocks" for the construction of photonic ICs.
The oldest solid-state optical device is the photodetector. The first III-V photodetector (InSb) was developed in 1959. [34] . This was followed by the development of InP-based photodetectors (made from the quaternary InGaAsP system) in 1978 [35] , and ultimately, led to the realization of waveguide photodetectors by Bowers and Burrus in 1986 [36] .
The development of a semiconductor laser capable of being integrated into a photonic IC was an essential need for realizing photonic ICs. This need was satisfied with the proposal [37] of a distributed feedback (DFB) laser utilizing repeated and periodic index of refraction variations to form integral mirrors. Working semiconductor DFB laser diodes were first demonstrated in 1974 [28] , with cw, RT operation following in 1975 [38] . The first InP-based long-wavelength distributed feedback lasers (cw, RT) were demonstrated in 1981 [39] . In addition to enabling the integration of lasers, DFB devices enable improved performance characteristics (e.g., single frequency operation, reduced phase noise) that are critical for long-distance optical communications.
In the late 1970's, the performance of semiconductor lasers was drastically improved by the discovery that ultra-thin layers (quantum wells, QWs) could be employed for the active (gain) region in these devices, thus yielding dramatic improvements in the performance of the laser, including higher output power and lower power dissipation. Such improvements were important for photonic ICs in order to enable the integration of additional elements (which add loss to the circuit) while maintaining manageable thermal characteristics. These improved QW laser results are achieved by the ability of the quantum wells (via quantum size effects) to substantially reduce the laser threshold current, free-carrier loss, and temperature sensitivity of threshold current. The first quantum well semiconductor injection lasers were demonstrated by Holonyak et al. in 1977 [40] . Roughly at the same time, Dupuis and Dapkus developed MOVPE growth tools and techniques that offered a superior degree of control and precision while simultaneously realizing high-quality crystals [19] . Together, with Holonyak and co-workers, they developed the first QW MOVPE injection lasers (cw, RT) [41] . Today, the vast majority of all semiconductor lasers (including those in photonic ICs) consist of QW MOVPE lasers. Work by Laidig et al. [42] , demonstrated that the QW may consist of a strained layer, thus enabling a larger degree of "tunability" (compared to lattice-matched structures). Such strained QWs opened the possibility for significant band-structure engineering that yielded additional improved laser performance (higher optical power, lower dissipated power, improved transmission characteristics) and reliability [43] , [44] . Quantum wells (and their associated quantum size effects) as well as strained layers for band-structure engineering have also been utilized to realize significant improvements in optical modulators, including improved modulation efficiency and reduced optical loss.
The first III-V optical modulator utilizing the electroabsorption effect was demonstrated in 1966 in GaAs [45] . These structures were later developed in InP-based materials [46] in 1984. Such devices have been important to realize high-speed modulation for on-off keying (OOK) at speeds >2.5 Gb/s (for long-distance links) as they enabled the ability for both low and negative frequency chirp of the modulated signal. Furthermore, an important contribution on the road to the photonic IC was the demonstration of the formation of self-images in multimode optical waveguides [47] , resulting in the ability to form a variety of couplers, splitters, and filters. These effects were later combined with the ability to modulate the phase of the light in the crystal to form a III-V Mach-Zehnder modulator (MZM) in 1984 in GaAs [48] . InP-based MZ modulators were later developed in 1989 [49] . While these devices have been utilized in OOK-based systems, their dominant use has been in devices to optically encode the signal in phase for coherent communications.
Multiplexers (and demultiplexers) are important elements in photonic ICs to combine (and decombine) multi-wavelength signals, especially in wavelength division multiplexing (WDM) applications. The dispersion and focusing properties of a phased array of optical waveguides [50] can be utilized to create an NxN multiplexer (also known as an arrayed waveguide grating (AWG)) as proposed by Dragone in 1991 [51] . The first III-V AWG was realized in InP-based materials in 1992 [52] as a demultiplexing filter in a receiver PIC.
Thus, a period of ∼40 years was required to develop the requisite suite of devices to realize a sufficient toolkit for the development of photonic ICs. This slow progression was a result of the many different device types, designs, and integration challenges. By the early 1990's, all of the technological tools (materials, fabrication processes, devices structures, and integration techniques) had been developed to realize photonic ICs to meet the growing need for increased bandwidth in the network.
III. PHOTONIC IC HISTORY: PAST TO PRESENT
A. Early Photonic ICs
The first research demonstration of semiconductor-based transmitters (LEDs) was reported in 1962 [53] . However, the first telecommunications networks utilizing semiconductor devices were not deployed until 1980 for LEDs [54] and 1984 for directly modulated lasers [55] . The progression of data capacity per transmitter chip for commercially deployed devices in optical networks is shown in Fig. 1 . For over the next 10 years, commercial implementations focused on incrementally higher data rates in discrete devices, doubling at a rate of approximately every 2.2 years (dashed line, fit to the data).
In his proposal for the photonic IC [6] , Miller highlights that a primary motivation for photonic integration is economics. Over the past 40 plus years since this publication, there have been numerous research demonstrations of PICs, however, only limited commercial success. Applications are required wherein the benefit of the integration outweighs its costs. In 1986, the work of Kawamura and co-workers realized what was to be the first commercial photonic IC, the electroabsoption modulated laser (EML), integrating two functions on a single chip (a distributed feedback laser and an electroabsorption modulator or EAM) [56] . A key design criterion for this device that dictates the required integration techniques (typically butt-joint regrowth or selective area growth) is detuning the active region of the electroabsorption modulator to a more transparent region (bandgap) than that of the lasing wavelength (typically 20-150 nm detuning from the lasing wavelength [57] , [58] ). This detuning provides a good trade-off between modulator extinction ratio, chirp, loss, and drive voltage. The need and success of this device was driven by the scaling of bandwidth (>2.5 Gb/s) and overcoming chromatic dispersion transmission impairments for intermediate and long-haul applications while simultaneously providing a better cost than comparable discrete components. Commercial EMLs were first deployed in 1996 at 2.5 Gb/s and in 1998 at 10 Gb/s in long-haul terrestrial networks [59] . Amongst the first commercial applications of these devices was their implementation in the first wavelength division multiplexed (WDM) systems [60] , [61] .
In the late 1990s, optical network architects sought to develop dynamic WDM optical networks wherein a tunable laser would enable wavelength switching and routing in conjunction with reconfigurable optical add / drop multiplexers (ROADMs). This, in combination with the desire to eliminate the stocking and sparing of many fixed wavelength lasers and associated line cards required in a WDM system led to the next major advancement in photonic ICs in optical communications: the widely tunable laser (with a tuning capability over the full C or L-Band). Over the last 30 years, a variety of widely tunable laser technologies have been developed (see [62] for a comprehensive review). However, the main PIC technology that has met with commercial success is the sampled-grating distributed Bragg reflector (SG-DBR) laser which employs four distinct sections to tune the gain, phase, and front and back mirror sections [63] , [64] . The mirror sections each employ a different sampled grating structure. A sampled grating is a conventional grating with the grating elements removed periodically, which leads to reflection spectra with periodic maxima in a limited wavelength region. These devices operate by having different widely-spaced and independently tuned sampled grating reflection combs at each end of the cavity. The overlap of the reflection spectrum serves to select a single mode within the gain bandwidth of the laser (due to a small difference in periodicity between the reflection spectra). The phase tuning section is utilized to tune the mode to the resonance condition selected by the overlap of the tuned sampled grating mirrors. The differing pitches of the front and back sampled gratings lead to large changes in lasing wavelength with small changes in tuning of the mirrors relative to standard DBR lasers. Thus, this device architecture results in a wide-tunability (full C or L-Band) with an excellent side mode suppression ratio.
In order to improve output power, further integration of a semiconductor optical amplifier (SOA) has been employed in these devices [65] . Commercial devices incorporating this structure are capable of >16 dBm fiber coupled output power [66] . Furthermore, a fully integrated transmitter has been developed by the additional integration of a modulator (with the SG-DBR and SOA). First generation versions of this device utilized an EAM [67] and were deployed in live networks in 2003. However, due to the limited operating wavelength bandwidth of the EAM, second generation devices have integrated Mach-Zehnder modulators (MZMs) with the SG-DBR and SOA to achieve an integrated transmitter PIC capable of tuning over the entire CBand at 10 Gb/s [68] , [69] .
From the beginning of the first optical network deployment until 2004, the scaling of bandwidth was achieved by scaling the bandwidth of a single transmitter / receiver optical channel. However, in the late 1990s scaling beyond 10 Gb/s stalled as a result of increased fiber transmission impairments (chromatic and polarization mode dispersion) at higher serial data rates. In 2004, this bottleneck was overcome with the introduction of the first commercial SOC DWDM 100 Gb/s PIC transmitter and receiver chips which were enabled by simultaneous serial (within a channel) and parallel (multiple channels) integration [70] .
The integration level scaling for transmitter photonic ICs deployed in commercial networks is shown in Fig. 2 . In this figure, we define an optical function as any one of the following: light detection, light emission, laser frequency tuning, optical amplitude amplification, optical amplitude attenuation, optical phase tuning, optical modulation, optical multiplexing, and optical demultiplexing. In 2004, 100 Gb/s DWDM system-on-chip transmitter and receiver PICs were first deployed [70] . These developments resulted in an inflection point in the scaling of the number and breadth of integrated optical functions, integrating 51 functions onto a single SOC DWDM transmitter chip. Second generation 100 Gb/s SOC transmitter PICs added perchannel semiconductor optical amplifiers enabling ultra-long haul reach and moderate tunability by virtue of integrating 61 optical functions [71] , [72] . Third generation devices were architected for coherent transmission (polarization multiplexed quadrature phase-shift keying, PM QPSK). These photonic ICs were first deployed in 2012 and consisted of 500 Gb/s DWDM SOC multi-channel transmitters [73] - [75] and receivers [75] - [77] . The 500 Gb/s multi-channel transmitter devices integrate over 440 functions, including tunable lasers, nested MZ modulators, arrayed waveguide grating (AWG) multiplexers / demultiplexers, photodetectors (PDs), variable optical attenuators (VOAs), phase adjusters (PAs), and multi-mode interference (MMI) couplers. The introduction of SOC III-V PICs resulted in a significant increase in the scaling rate of integrated optical functions. In 2014, the scalability of the InP-based PIC platform to substantially higher integration levels was demonstrated in the realization of a 2.25 Tb/s 40-channel transmitter PIC integrating >1700 functions [78] .
B. System-on-Chip (SOC) DWDM Photonic ICs
1) 100 Gb/s On-Off-Keyed (OOK) DWDM Transmitter and Receiver Photonic ICs:
The successful development and deployment of WDM optical networks led to the investigation of utilizing photonic ICs for improved economy and scalability. In 1993, a 16-channel integrated transmitter consisting of distributed Bragg reflector (DBR) lasers, 2.5 Gb/s EAMs, a star-coupler multiplexer, and a single output optical amplifier was demonstrated [79] as well as a 4-and 8-channel integrated receiver consisting of an arrayed waveguide grating (AWG) demultiplexer and waveguide photodiodes [80] , [81] . These demonstrations were important feasibility proofs of using photonic ICs for WDM applications; however, the PICs demonstrated lacked the performance (including loss, output power, sensitivity, polarization dependent loss, etc.), control capability and control functions, economics, scalability, and manufacturability necessary for a commercial impact. In 2004, the first commercially viable SOC DWDM PICs (100 Gb/s transmitters and receivers utilizing on-off keying (OOK)) were developed and deployed [70] . These photonic ICs required new architectures and designs. The 100 Gb/s (10-channel × 10 Gb/s per channel) SOC DWDM transmitter integrated 51 individual optical functions on a monolithic single chip as shown in Fig. 3 (schematic left, image right). These transmitter photonic ICs consist of a 10-channel array with each channel consisting of a thermally tuned DFB laser integrated with a 10 Gb/s EAM, a variable optical attenuator (VOA) for power flattening and balancing, and a power monitor. Each of the 10 channels is multiplexed into a monolithically integrated AWG multiplexer which provides a single output for fiber-coupling in a hermetic package. The 10 channels for the 100 Gb/s transmitter PIC are arranged on a standard 200 GHz (International Telecommunications Union) ITU grid in the C-band. The system implementation of these PICs utilizes downstream multiplexing of additional transmitter PICs (which are tuned to adjacent wavelengths) in order to achieve a system-level 25 GHz grid. The thermally tuned DFB lasers are utilized to compensate for manufacturing variations and over life wavelength drifts. These SOC DWDM transmitter PICs were the first commercially deployed devices to: operate at 100 Gb/s, to integrate multiple channels on a PIC, to utilize arrayed-waveguide gratings (AWGs), and to utilize arrays of tunable lasers.
A companion 100 Gb/s (10 channels × 10 Gb/s) SOC DWDM receiver PIC was also developed and deployed with the 100 Gb/s transmitter. The receiver photonic IC consists of a single input channel routed through a waveguide to a 1 × 10-channel polarization independent AWG demultiplexer to per-channel 10 Gb/s waveguide PIN photodetectors [70] as shown in Fig. 4 (schematic left, picture right). The transmitter and receiver PICs are packaged with a 10-channel analog ASIC EAM modulator driver chip (transmitter) and a 10-channel transimpedance amplifier (TIA) chip (receiver) in a hermetic hybrid metal-ceramic package with a thermoelectric cooler (TEC) for temperature control of the photonic ICs [70] , [75] . A single mode fiber (SMF) is coupled to the output (input) of the Tx (Rx) PIC in the transmitter (receiver) module.
A second generation 100 Gb/s SOC DWDM transmitter PIC capable of ultra-long-haul and submarine reaches (>6000 km) [71] has also been developed and deployed. Thus, the 100 Gb/s transmitter and receiver PIC-modules have more than sufficient performance to close all long-haul and many ultra-long-haul links in commercial carrier class networks. This second generation 100 Gb/s transmitter PIC adds per-channel semiconductor optical amplifiers (SOAs) as shown in Fig. 3 (left) . The addition of the SOAs also enables tuning over 75 GHz in product form by providing the necessary power and performance margins, reducing sparing costs for customers [71] , [75] .
The 100-Gb/s transmitter and receiver PIC modules are both integrated onto a single dense-wavelength-division multiplexed (DWDM) linecard for implementation in an optical transport system capable of 1.6-Tb/s (C-band) total capacity per fiber. The integration of a WDM system onto a pair of monolithic chips and modules and then a single linecard provides unique architecture advantages and economic benefits. These benefits are realized at the component, system, and network levels and include reduced space and power dissipation, higher reliability, and lower component costs. Furthermore, the reduced size of the 100 Gb/s SOC PICs enables the integration of a cross-point switch onto the system linecard for bandwidth management and flexibility in provisioning a wide variety of client services. The SOC PICs also facilitate significant advantages in the installation, turn-up, and operational expenses as described in [75] , [82] , [83] . As a result of the benefits of photonic integration, optical transport networks using these 100 Gb/s SOC PICs have been very successful. From 2007 to 2011, these systems captured >43% of all long-haul DWDM 10 Gb/s port shipments [84] .
2) 500 Gb/s Coherent Transmitter and Receiver Photonic ICs: In the mid to late 1980s, an interest in coherent optical communications utilizing a local oscillator (LO) in the coherent receiver as an amplifier [85] led to the research and development of coherent receiver PIC technology. These early PICs [86] , [87] were designed for binary phase-shift keying (BPSK), wherein the symbols are separated by 180°. Work on coherent receivers was eclipsed by the successful deployment of the erbium doped fiber amplifier (EDFA) which has come to dominate optical communication deployments by providing low-noise optical gain throughout optical networks. In the mid-2000s, the field of coherent optical communications was revived by needs for higher spectral efficiency and improved transmission performance in the presence of significant chromatic and polarization mode dispersion impairments manifested in >40 Gb/s OOK transmission. These needs coupled with the availability of high-speed Si ASICs and advanced digital signal processing (DSP) algorithms led to the development [88] and deployment [89] of 40 Gb/s and 100 Gb/s coherent systems. These systems employed polarization multiplexed (PM) quadrature phase-shift keying (PM QPSK) with a spectral efficiency of 4 bits/symbol and utilized discrete optical components in combination with DSP ASICs. The DSP ASICs are enabling for coherent Fig. 5 . Schematic diagram (top) of an InP-based 500 Gb/s PM-QPSK DWDM SOC transmitter PIC integrating over 440 functions onto a single chip. Each channel of the monolithic PIC consists of a thermally tunable DFB laser with a backside power monitor (PM), and a TE/"TM-to-be" splitter sending light to a nested pair of MZ modulators. Two AWGs separately combine the 10 TE/"TM-to-be" channels into two output waveguides. These waveguides feed an off-chip polarization rotator (Rot) and polarization beam combiner (PBC). A photograph (below) of the active block of the 500 Gb/s PIC which integrates: 10 tunable distributed feedback lasers, 20 nested Mach-Zehnder modulators (MZMs) (40 total MZMs), and all of the sense and control functions required for the PIC. communications in that they eliminate the requirement for ultrastable optical sources and analog phase/frequency/polarization tracking of the optical signal at the receiver.
Despite their advantages in spectral efficiency and transmission performance, coherent optical systems require ∼4x the number of optical components compared to a comparable OOK system. This requirement makes photonic ICs a natural fit for the realization of SOC coherent transmitters and receivers. In 2008, a 10-channel PM differential QPSK transmitter PIC was demonstrated [73] , [74] . This SOC transmitter chip was the first fully integrated QPSK coherent transmitter and the first fully integrated multi-channel coherent transmitter and is the basis for the 500 Gb/s coherent PM QPSK commercial DWDM SOC transmitters [75] , [90] . A schematic of the 500 Gb/s SOC transmitter PIC which integrates over 440 functions is shown in Fig. 5 (top) . The device consists of 10 channels with a per-channel thermally tunable DFB laser and optical power monitor. The light output from each DFB laser is split into two paths: one path for TE mode data, and one for "TM-to-be" mode data (TE mode on chip). The light for each data stream feeds a nested MZ modulator (where each nested MZ modulator has an in-phase (I) and quadrature (Q) component). Each MZM is modulated at 15.87 Gbaud to enable 50 Gb/s data capacity bandwidth per channel. The nested I-Q MZ modulator contains a number of sense control elements to ensure the appropriate bias is maintained over life. The outputs of the nested MZ modulators are routed into one of two AWGs (one for each Fig. 6 . Schematic diagram of the InP-based 500 Gb/s PM-QPSK DWDM SOC receiver PIC integrating over 170 functions onto a monolithic chip. After demultiplexing, the incoming signal is mixed with a local oscillator (implemented via a thermally tuned DFB laser) and fed to two pairs of balanced photodetectors per polarization. polarization). The light output from each AWG is combined off-chip with a polarization rotator and combiner. A photograph of the the active block of the PIC is shown in Fig. 5 (bottom) . This PIC pioneered the use of InP-based MZMs for use in commercial coherent communications systems. These devices showed that for the first time, sufficiently low distortion could be achieved from the MZM modulator to enable performance comparable to discrete lithium niobate (LiNbO3) modulators with commercially available DSP chips, closing long-haul and ultra-long haul links in real live deployments of 4600 km (PM QPSK) and 9700 km (PM BPSK), respectively (data not shown).
A companion 500 Gb/s coherent PM-QPSK receiver PIC architecture was developed in 2011 [75] - [77] integrating over 170 optical functions onto a monolithic chip. This chip is the basis for the 500 Gb/s coherent PM QPSK commercial DWDM receiver and was the first fully integrated QPSK coherent receiver (integrating the local oscillator (LO) as well as the 90°h ybrid and high-speed detectors) as well as the first fully integrated multi-channel coherent receiver. A schematic of the 500 Gb/s DWDM SOC coherent receiver PIC is shown in Fig. 6 . The dual polarization that is launched from the transmitter and scrambled throughout the fiber transmission is split via discrete components off-chip. The light is then launched into the SOC receiver PIC-Module as H (horizontal) and V (vertical) polarization components with one polarization rotated such that both inputs are launched into the chip in the TE orientation. An input TE polarizer on both paths on the chip first strips any remaining TM components. Furthermore, VOAs are also deployed to equalize the amplitude of the various signals within the chip. The H and V signal components are subsequently wavelength demultiplexed into 10 distinct outputs as shown in the figure using a single AWG. Each channel output is then mixed with a local oscillator (LO) consisting of a thermally tunable DFB using a 90°optical hybrid. The LO is tuned to the incoming signal frequencies and is split and mixed with both the H and V polarizations. The mixed outputs are then fed to high-speed, balanced photodetector pairs with 3-dB bandwidths of >25 GHz (4 pairs per channel, 80 PDs per PIC).
The 500 Gb/s SOC DWDM transmitter and receiver PICs are each hermetically packaged in a stacked ceramic package using land grid array (LGA) interconnects capable of >1000 electrical interconnects (I/O). The transmitter (receiver) PIC chip is hybrid packaged with a SiGe MZM driver (TIA) ASIC that drives (amplifies) 40 bit streams at 15.87 Gbaud. Further integrated inside the transmitter module is a TEC and control ASIC with >1 M gates for biasing the 40 MZMs and all of the sense and control elements on the PIC (>300 control signals). Two polarization maintaining (PM) fibers are coupled to the two outputs / inputs of the transmitter / receiver PIC modules. Commercial systems utilizing the 500-Gb/s coherent SOC DWDM PIC modules utilize real-time DSP and forward error correction (FEC) ASICs that are used to implement linecards with 500 Gb/s data throughput. These linecards are the heart of the commercial superchannel optical transport system capable of a total fiber capacity of 8 Tb/s in the C-band. Each individual chassis is capable of 5 Tb/s of DWDM transport capacity and 5 Tb/s of non-blocking OTN (optical transport network) switching which is made feasible by the reduced size and power enabled by photonic integration. The system exhibits similar types of benefits afforded by the earlier generation OOK PICbased system, described in Section III-B.1, including increased network bandwidth efficiency, reduced power consumption, and reduced capital and operating costs. These systems have been shipping since mid-2012 and from 2012-2016 have ranked second in worldwide market share for 100 Gb/s long-haul DWDM ports shipped [91] .
3) 1.2 Tb/s Widely Tunable Coherent Transmitter and Receiver Photonic ICs:
The development of coherent modules with variable modulation formats and implementation of optical switching (via reconfigurable optical add drop multiplexers (ROADMs)) compels the ability to implement channels in a coherent system that are tunable across the entire extended C-Band. Previous generations of SOC DWDM PICs utilize thermally tuned DFB lasers with a moderate tuning range; however, SOC DWDM coherent transmitter and receiver PICs with widely (extended C-band) tunable lasers enable the realization of fully flexible and sliceable super-channels. This capability greatly reduces network cost while at the same time maximizing network utilization, by allowing the network to be fully reconfigurable within the optical domain. Both 1.2 Tb/s (6 channels × 200 Gb/s per channel) transmitter and receiver PICs with independent widely tunable lasers per channel over the extended C-band have been developed and transferred into manufacturing in 2016 [92] , [93] . These photonic ICs were the first commercial fully integrated coherent transmitter and receiver PICs with a widely tunable laser, the first multi-channel coherent transmitter and receiver PICs with integrated widely tunable lasers, and the first commercial multi-channel PICs operating at 16 QAM. The 1.2 Tb/s 6-channel DWDM SOC transmitter PIC architecture is shown in Fig. 7 . The transmitter photonic IC integrates an independent widely tunable laser on each channel. The laser signal is split and fed into two nested I-Q MZMs. Direct current (DC) controls in each of the four arms of the nested MZM are used for biasing, followed by radio frequency (RF) electrodes for high-speed modulation. The I-Q MZM is designed for a V π of 2.5V and linear operation at 33 Gbaud to enable PM 16 QAM (quadrature amplitude) modulation. At the output of the MZM, a VOA and SOA provide additional power balancing and amplification before the signals from all channels are combined to a single waveguide bus using a multi-stage multimode interference (MMI) power combiner designed to provide a flat response across the C-band. The two outputs from the PIC are then polarization multiplexed off chip to realize a dual polarization transmitter. The 1.2 Tb/s 6-channel DWDM SOC receiver PIC architecture is shown in Fig. 8 . Two orthogonal polarization inputs are rotated to TE with off-chip optics, subsequently 1 × 6 MMI power splitters distribute the incoming signals which are mixed with a widely-tunable laser local oscillator via 90°optical hybrids and then detected by high speed photodiode arrays capable of 33 Gbaud operation (4 PDs per polarization). Additionally, a low-loss MMI power tap on the output of each tunable laser is used to probe spectral properties, including wavelength, power spectral density and linewidth during device characterization.
The widely tunable transmitter and receiver PICs are hermetically co-packaged in a stacked ceramic transceiver package using LGA interconnects capable of >1000 electrical I/O resulting in a 1.2 Tb/s coherent transceiver module as shown in Fig. 9 . The transmitter (receiver) photonic ICs are assembled with MZM driver (TIA) array ASICs integrating 24 high-speed bit streams in SiGe BiCMOS technology, and a compact multi-chip module (MCM) with control ASIC drivers for the Tx PIC. The transceiver also integrates free-space optics for polarization multiplexing/de-multiplexing the polarization multiplexed signals and TE coolers for temperature control of the photonic ICs. The transceiver operates 6 channels at 33 Gbd × 2 polarizations × 16QAM, for a total data throughput capacity of 1.2 Tb/s (after FEC overhead).
The widely tunable lasers integrated in the coherent transmitter and receiver PICs are based on a four-section DBR type design, incorporating differentially tuned grating mirrors consisting of reflection combs of different spectral spacing to achieve continuous tuning over the entire extended C-band (see for example [62] ). The wavelength tuning maps vs. estimated change in effective index for bias applied to mirrors A and B are measured for each of 6 channels from the 6-channel widely tunable transmitter PIC (Fig. 10.) The change in the effective index of the mirror waveguide is estimated from the bias induced wavelength shift:
wheren g is the waveguide group effective index, dλ is the wavelength shift on the mirror and λ c is the center wavelength over the tuning range. The color indicates the output wavelength of the tunable laser. All channels on the PIC show uniform and reproducible behavior, and span the extended C-band (1526.6 - 
nm) with margin in the central free spectral range (FSR).
Each mirror on the tunable laser requires less than 100 mW of power while the phase section requires less than 50 mW of maximum power in order to achieve tuning across the entire C-band. Fig. 11 shows the measured output spectra for an exemplary channel for the 1.2 Tb/s 6-channel transmitter PIC. The spectra demonstrate a side-mode suppression ratio capability of >45 dB across the extended C-band tuning range. Furthermore, the spectra demonstrate <2 dB power non-uniformity across the extended C-band without any active power flattening on the PIC (the laser gain section and SOAs set to constant bias; VOAs were unbiased). The output power from the PIC can be flattened to a constant level across all channels and wavelengths using active control of the SOAs/VOAs. Measurements on standalone tunable laser test chips, fabricated with the same laser designs and process as used on the fully integrated PICs, showed that the lasers are capable of >16 dBm total optical output power (on-chip) under nominal bias conditions (data not shown).
A key requirement for lasers employed in coherent communication systems is low spectral phase noise (narrow linewidth). Measured FM noise spectra for all 6-channels integrated on a 1.2 Tb/s coherent transmitter PIC are shown in Fig. 12 . The data were extracted from offline processing of high speed oscilloscope measurements with the RF circuit under modulation [94] . The mid-band phase noise spectra shows that all channels integrated on the PIC have an average phase noise power spectral density (PSD) of less than 6 × 10 4 Hz 2 /Hz corresponding to an inferred linewidth of <200 kHz (π × PSD level between 10 MHz and 100 MHz) [95] . Similar performance (inferred linewidth <200 kHz) is exhibited across the extended C-band tuning range for all channels (data not shown). The resulting linewidth was also measured to be consistent with the demands of ultra-long haul links operating at 33 and 44 Gbaud at 16-QAM modulation, as described in Section III.
RF measurements are taken at 33 Gbaud using fully packaged transceiver modules. Both DC and RF signals were provided by a linecard with a commercial coherent DSP chip. The constellation diagrams show QPSK, 8-QAM and 16-QAM constellations at 33 GBaud in Fig. 13(a) in loopback mode. The modulation format utilized sub-carrier modulation in order to reduce nonlinear transmission penalties [96] , [97] . The data in Fig. 13(a) and (b) show only the outermost subcarrier signal, which is the subcarrier with the highest impairment due to bandwidth rolloff effects of the transmitter/receiver. The signal quality (Q vs. OSNR) was also measured for 6 transceiver module channels running simultaneously. The 6-channel pre-FEC constellations were extracted from the receiver DSP engine and are shown in Fig. 13(b) . The measured link OSNR margins (to maintain post-FEC error free performance) for the 1.2 Tb/s transceiver modules were sufficient for being able to transmit over >8000 km (QPSK), 4200 km (8-QAM), and 1750 km (16-QAM), in a commercial DWDM 50 GHz spaced optically amplified link with 20 dB spans. Included in these reach distances are penalties for non-linear transmission plus 2 dB margin for additional penalties in real world deployment scenarios.
IV. SOC PHOTONIC IC MANUFACTURING AND RELIABILITY
A. Photonic IC Manufacturability
1) Fabrication Yields:
Essential to the success of the integrated circuit (IC) is that the economic value derived from the integrated component must outweigh the cost of the integration itself. This precept has limited the commercial success of InP PICs over the first few decades since their inception as the lack of both commercial drivers and InP PIC fabrication capability have been insufficient to drive their widespread success. Advances in silicon and III-V semiconductor fabrication technologies have enabled a highly capable fabrication platform for InP-based PIC manufacturing. The wafer fabrication yields that can be achieved in a state-of-the-art InP PIC fab (at Infinera Corporation) are now equivalent to that of Si CMOS circa mid 1990's [98] , [99] . This is shown in Fig. 14 which compares the line yield (normalized per 10 mask layers) for a Si CMOS fab circa 1990s and four generations of transmitter SOC InP-based Photonic ICs. The line yield (LY) is calculated as:
where WO is the number of wafers completed during the period and SC is the number of wafers scrapped during the same period. In order to compare disparate fabrication processes, the line yield is normalized to yield per 10 mask levels by the relation: where LY is the overall line yield, ML is the number of masking layers, and LY 10 is the calculated line yield per ten layers. Furthermore, for direct comparison purposes, the line yield excludes the crystal growth steps (the yields of the PIC crystal growth processes are comparable to the cumulative wafer fabrication yields). Like those for Si electronic ICs, the data show that line yields for four generations of InP-based PIC products are in the high 90%'s (per ten mask levels). In order to achieve the photonic IC manufacturing capability, it was necessary to adopt a methodology for InP PICs similar to electronic ICs, where designers are given a fixed (albeit limited) tool set to design within, resulting in a manufacturable (cost-effective) manufacturing process. Thus, both highly capable fabrication capability and device performance have been simultaneously achieved.
2) Killer Random Defects: State-of-the-art PIC fabrication technology has been essential in enabling sufficiently low killer defect densities to realize fully integrated system-on-chip photonic ICs. Fig. 15 shows killer random defect densities versus time for Si CMOS ICs [100] in comparison with those achieved for four generations of InP-based SOC transmitter PICs. Yield modeling theory uses the rate at which yield varies with varying die size to determine both systematic and random yield contributions, and allows the killer random defect density to be quantified [100] - [102] . Assuming a symmetrical triangular distribution for the defect density probability, the Murphy yield model for random defects is obtained:
where Y r is the yield due to random defects, A is the die size area, and D o is the average defect density per unit area. Yield calculations were performed on DC test data for four generations of SOC DWDM transmitter PICs (as outlined in Section III-B).
Fits to the Murphy model result in the killer random defect densities shown in Fig. 15 . Larger chip areas were generated by analyzing chip multiples as an effectively larger chip [103] . As the SOC PICs are not constructed from a repeated unit cell across the entire chip, the methodology utilized herein using an overall yield and total chip area for determination of the killer random defect density assumes an effective average defect density arising from different failure modes (which each have their own defect density) for a given chip design. This effective average defect density is appropriate to measure learning rate as well as project how a given architecture will scale. The defect density numbers for InP-based PICs in maturity in Fig. 15 compare well with those in the Si industry circa early 1990's, and have a rate of decrease (defect reduction learning) similar to what the Si industry achieved in 1975-1995. Of particular note, is that the 1.2 Tb/s transmitter PICs have an improved yield compared to previous generation 500 Gb/s PICs as they are largely an extension of the 500 Gb/s platform (and hence, leverage the same volume learning curve). InP-based photonic IC manufacturing has matured from a field of discrete devices to one that is capable of realizing economically viable sophisticated SOC architectures with integration levels approaching 500 optical functions. Such capability enables the development of next-generation devices with even higher functionality and integration levels.
3) Performance Yields: The successful manufacturing of SOC DWDM PICs requires two distinct, yet coupled, problems to be solved. First is the ability to realize sufficient performance and yield in each DWDM channel to close all requisite spans in the network. Second is the ability to deliver this performance across multiple channels without incurring a substantial yield penalty. The result of these requirements is a systematic yield capability that arises from the design capability of the PIC design and manufacturing process. Typically, over one hundred parametric performance parameters are tested on a given PIC; however, only a small number of parameters have yields that are not in the high 90th percentile for yielding all channels on the PIC. Previously, we have shown excellent yields for key challenging specifications (threshold current, wavelength targeting, output power, and Q) for 100 Gb/s OOK transmitter PICs [75] . The DFB laser yield capability also translates for the 500 Gb/s coherent transmitter and receiver PICs as the tunable DFB lasers integrated in these devices are evolved from the those of the 100 Gb/s PICs. However, the widely tunable laser utilized in the 1.2 Tb/s transmitter and receiver PICs is a fundamentally different laser design. Despite these design changes, the widely tunable laser has been demonstrated to have very high yields in manufacturing. Fig. 16 presents yield statistics for threshold current and continuous tuning range for the worst channel tested on each PIC. The data was gathered from all fourth generation transmitter production PICs produced from 2016 to present (March, 2017). The figure plots the cumulative probability of the measurement, and demonstrates better than 99% yield (on a per PIC basis) to the threshold current specification (left) and the continuous tuning range (right). Furthermore, yields to linewidth on the worst channel on the transmitter and receiver PICs as measured over the entire extended C-Band to meet the reach capability described in III.B.3 are >99% during this time period (data not shown). These manufacturing results demonstrate the highly capable design of the widely tunable lasers integrated into the coherent photonic IC platform.
B. SOC DWDM Reliability
Each of the four generations of commercial SOC DWDM PICs and modules have undergone extensive reliability testing and are qualified to Telcordia GR-468 standards. An important value of SOC DWDM PICs is the elimination of optical couplings from a DWDM optical system, resulting in a substantial cost savings and reliability improvement (as the optomechanical fiber coupling joint is typically one of the least reliable elements of a photonic component). First and second generation 100 Gb/s transmitter and receiver PICs enable a ∼20-30x reduction in the number fiber couplings, while third (500 Gb/s) and fourth (1.2 Tb/s) generation coherent transmitter and receiver PICs enable >100x reduction in fiber couplings. Thus, the reliability of systems employing these SOC modules is greatly improved by virtue of the elimination of a substantial number of fiber couplings in the system. First and second generation 100 Gb/s OOK SOC DWDM PIC pairs (transmitter and receiver) have accumulated over 2.1 billion (2.1 B) field hours with a failure rate of <0.5 failures in time (FIT) (data not shown) [60% confidence level (CL)]. This failure rate is comparable to discrete pump lasers [105] , [106] . However, we highlight that these failure statistics are for >60 optical functions integrated on a pair of photonic ICs.
The sense and control elements integrated into the PIC and module offer the unique ability to access and monitor the variation of key performance parameters during operation in the field. Such data is periodically collected from deployed devices and allows the monitoring of the reliability of devices as well as confirmation / refinement of reliability models. The long term operating stability for one of the earliest deployed first generation 100 Gb/s 10-channel transmitter PICs is shown in Fig. 17 for each of the 10 channels on the PIC. The transmitter module has operated for over 100k field hours (equivalent to >11 years). The change in optical output power from each channel is calculated relative to the initial power from data recorded at deployment and shown overlaid in the plot (green). All 10 channels exhibit stable performance that is within ±0.05 dB. Similar data from the integrated sense elements for the applied per-channel VOA attenuation (data not shown) and DFB power change (green) are within this variation. Thus, the resulting output power stability results from the stability of each element within the PIC. The frequency stability (prior to correction from controls) from the same PIC shown in Fig 17 is within a 5 GHz range and is <10% of the range which can be compensated by the tunable DFB and corresponding control circuits. The data Fig. 17 . Plots of reliability data from 100,000 hours (>11 years) for a field deployed 10-channel 100 Gb/s first generation PIC transmitter module. The PIC power change is <0.05 dB; the uncorrected frequency change is <5 GHz which is less than 10% of the range that can be compensated by the tunable DFB and corresponding control circuits. presented herein help establish that like electrical ICs, reliability of the photonic IC is far superior to that that of the equivalent implementation using discrete components.
V. FUTURE SOC PHOTONIC IC SCALING
A. Photonic IC Chip Scaling
Photonic integration enables substantial improvements in cost, size, power, and reliability of a DWDM optical system. Furthermore, photonic integration, by virtue of being a semiconductor manufacturing technology that leverages the vast investment in electronic ICs, is a scalable technology enabling exponential gains by building on cumulative investment and learning. As discussed in Section IV-A, state-of-the-art InP-based fabrication processes and device designs have driven down 'killer' defects to densities comparable with that of Si CMOS circa early 1990s. This reduction in defect density has increasingly enabled integration of commercial PICs with a larger number of integrated functions as described in Section III-B. Furthermore, in the research laboratory, we have demonstrated a ∼4x higher integration level (in the number of wavelengths and functions monolithically integrated on a single InP-based transmitter PIC): a 2.25 Tb/s SOC DWDM transmitter [78] . This photonic IC integrates >1700 optical functions on 40 channels (wavelengths) using an extension of the DFB-based coherent transmitter architecture described in Section III-B.2. Fig. 18 shows the optical spectra for this 2.25 Tb/s transmitter PIC. The integrated DFB lasers are tuned to within ± 2 GHz of a 25 GHz grid to form a Fig. 19 . Back-to-back 44 Gbaud constellations for PM 16-QAM modulation for all 14 channels on a SOC DWDM coherent transmitter PIC (measured using a companion widely tunable multi-channel receiver PIC). The figure shows only the outermost sub-carrier on each polarization for a dual-pol 16-QAM signal. The total capacity of this photonic IC is >4.9 Tb/s. 2.25 Tb/s superchannel covering 1 THz of spectral bandwidth. The precision in wavelength targeting demonstrates the tight manufacturing capability of the InP-based PIC platform to emit over a narrow range of initial wavelengths across all 40 channels on a 25 GHz grid.
The widely tunable photonic IC platform has also been shown to be capable of scaling significantly beyond the current commercial products. In the research laboratory, 14-channel widely tunable SOC DWDM transmitter and receiver photonic ICs have been demonstrated employing the architectures described in Section III-B.3 (Figs. 7 and 8 ) [92] , [93] . The 14-channel SOC DWDM widely tunable transmitter and receiver PICs operate at 44 Gbaud PM 16-QAM modulation, for a total capacity of 4.9 Tb/s. The recovered constellation diagrams for both polarizations of the widely tunable 14-channel transmitter PIC which integrates >570 optical functions are shown in Fig. 19 . The data was recovered using a corresponding multi-channel extended C-band per channel tunable receiver PIC with 44 Gbaud capable high speed photodetectors. All channels on the PIC achieved performance above the required FEC limit, demonstrating the scalability of the widely tunable PIC to higher channel counts (integrated optical functions) and baud rates.
The widely tunable coherent SOC DWDM multi-channel PIC platform is also capable of scaling to significantly higher baud and QAM rates. This capability is demonstrated in Fig. 20 for 2-channel transmitter and receiver PICs employing architectures that are an extension of those shown in Figs. 7 and 8. Fig. 20(a) -(c) shows transmission characteristics over 80 km of SMF for a widely tunable transmitter PIC to a reference receiver for (a) 66 Gbaud, 64-QAM, (b) 88 Gbaud, 16-QAM, and (c) 99 Gbaud, QPSK. The electrical signal at these higher baud rates to drive the transmitter PIC was generated with a digital-toanalog converter, using root raised-cosine (RRC) pulse shaping. Linear driver amplifiers were used to amplify the signal before feeding it to the Tx chip via a custom microwave probe. The signal is received into a reference (discrete component) receiver and is processed offline to recover the signal and evaluate performance. For the 88 Gbaud 16-QAM modulation (Fig. 20(b) ), the recovered signal Q 2 -factor is measured to be >8 dB. Fig. 20(d) also shows the transmission over 80 km of SMF from a 2-channel widely tunable transmitter PIC to a 2-channel widely tunable receiver PIC wirebonded to a 2-channel SiGe BiCMOS TIA. The signal performance, (Q 2 -factor measured from BER) was 6.6 dB. We believe much of the degradation in performance seen in Fig. 20 is due to the limitations of the test setup and high speed probes that were utilized in the measurements. Despite these impairments, the data demonstrate multi-channel PIC-PIC transmission capability over an 80 km unamplified link at >700 Gb/s per-channel (payload plus overhead).
Future commercial generations of SOC DWDM PICs will utilize a combination of higher order modulation formats (e.g., 64-QAM), higher baud rate (>66 Gbaud), and more transmission channels to meet the exponential bandwidth growth in the network. Technical feasibility proofs have alreadydemonstrated that the existing photonic IC platforms are well positioned to meet these demands.
B. Photonic IC Module Scaling
The scaling of InP-based photonic ICs must be complemented by the associated scaling of the module ecosystem (packaging, analog electronics, controls). Fig. 21 shows the scaling of SOC DWDM photonic IC modules from their commercial inception in 2004 to 2016 (images shown are to relative scale). During this time period, the total bandwidth capacity of a module pair increased 24x (from 100 Gb/s to 2.4 Tb/s) in a footprint that was nominally unchanged. Essential to this scaling was the increase in baud rate from 14.1 Gbaud to 33 Gbaud as well as the Fig. 22 . Image of the interconnects within a 500 Gb/s coherent transmitter IC module. A 10-channel PIC attached and wirebonded to a ceramic carrier and integrated with a control ASIC and package with five layers of nested wirebonds, for DC bias control. RF interconnects are made via wirebonding to a high speed SiGe MZM driver ASIC which then interconnects to the package wall via a fanout. development of photonic IC and hybrid packaging architectures that supported coherent modulation. The success of the scaling shown in Fig. 21 is critically dependent on the co-design and optimization of the key technologies critical to the SOC DWDM optical module (optical interconnect, high-speed electrical interconnect, DC control / bias interconnect, thermal management, analog driver / amplifier ICs, control ICs). The complexity of the electrical interconnect inside a 500 Gb/s coherent SOC DWDM transmitter module is shown in Fig. 22 . The DC control bias interconnect extends to the right of the PIC to the control ASIC and package wall and utilizes five layers of nested wirebonds for an effective wire-bonding pitch of <30 μm. The high-speed RF interconnect extends to the left of the PIC to the driver ASIC, to a fanout, and then the package wall. More than 5 m of Au wire is utilized to wirebond interconnect the elements within the module. This interconnect must be designed to be at sufficient density to minimize any size (cost) penalty on the InP-based photonic IC while maintaining the requisite number of interconnects and RF signal integrity. This design must be compatible with an environment with significant temperature gradients (∼50-100°C) between the photonic IC and electronic ICs within the package. Furthermore, these designs must be compatible with optomechanical stability for any optical joints within the package that is consistent with 20 year reliability.
The successful scaling of module pair bandwidth by 24x over the last 12 years required a ∼8-10x scaling in number of electrical input / output (I/O), number of wirebonds, and total wirebond length in a module pair from first generation (100 Gb/s modules) in 2004 to current generation modules (1.2 Tb/s transceivers) in 2016. A pair of 1.2 Tb/s transceivers (2.4 Tb/s total bandwidth) thus utilizes 2000 electrical I/O, ∼6000 wirebonds and >7.5 m of Au wire. This scaling has been essential in enabling the operation of photonic ICs whose integration level has scaled by >11x in the same time period. Although it is unlikely that future generations of photonic ICs will approach the integration density of electronic ICs, future generations of PICs will need to continue to scale their optical integration density and baud rate. These trends will likely drive photonic IC packaging to utilize advanced packaging technologies from the electrical IC industry (including 2.5 and 3D integration technologies).
VI. CONCLUSION
Over 40 years since its first proposal, and 20 years since its first commercial introduction, the InP-based photonic IC is an essential technology enabling the exponential scaling of the optical network. Today, these photonic ICs are the core "optical engines" that power the network. Furthermore, these photonic integrated circuits are built on a semiconductor infrastructure, which promises continued scaling and progress to multi-Tb/s DWDM systems integrated onto a single-chip.
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